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Abstract—A 43-GHz wireless inter-chip data link including
antennas, transmitters, and receivers is presented. The industry
standard bonding wires are exploited to provide high efficiency
and low-cost antennas. This type of antennas can provide an
efficient horizontal communication which is hard to achieve using
conventional on-chip antennas. The system uses binary ampli-
tude shift keying (ASK) modulation to keep the design compact
and power efficient. The transmitter includes a differential to
single-ended modulator and a two-stage power amplifier (PA).
The receiver includes a low-noise amplifier (LNA), pre-amplifiers,
envelope detectors (ED), a variable gain amplifier (VGA), and
a comparator. The chip is fabricated in 180-nm SiGe BiCMOS
technology. With power-efficient transceivers and low-cost
high-performance antennas, the implemented inter-chip link
achieves bit-error rate (BER) around 10   for 6 Gb/s over a
distance of 2 cm. The signal-to-noise ratio (SNR) of the recovered
signal is about 24 dB with 18 ps of rms jitter. The transmitter
and receiver consume 57 mW and 60 mW, respectively, including
buffers. The bit energy efficiency excluding test buffers is 17 pJ/bit.
The presented work shows the feasibility of a low power high data
rate wireless inter-chip data link and wireless heterogeneous
multi-chip networks.
Index Terms—Bond-wire antenna, high-speed link, on-chip
antenna, wirebond antenna, wireless inter-chip link, wireless
transceiver.
I. INTRODUCTION
T HE demands for high communication bandwidth in multi-chip systems are ever increasing. A large, complex system
consisting of several chips in a module or across a printed-cir-
cuit board (PCB) may require up to several tens of Gb/s inter-
connecting data rate. This increasing data rate results in severe
signal attenuation and distortion in electrical channels because
of the skin effect, dielectric absorption, and impedance mis-
matches. The existing solutions are approaching the maximum
bandwidth limit of electrical interconnects [1]. There have been
efforts to replace the electrical channels with optical connec-
tions. Capability for the high bandwidth of the optical link has
been proven through their wide deployment in internet back-
bone (SONET) applications [2]–[5]. However, the optical link
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Fig. 1. Conceptual diagram of the on-board inter-chip communication.
requires non-Si devices that can generate and modulate optical
signals, and optical waveguides for non-line-of-sight transmis-
sion. All of the extra devices increase system complexity and
cost. To address the issues, the RF/wireless interconnect con-
cept has been introduced [6], [7]. The RF/wireless data link im-
proves system reliability and flexibility since the signal atten-
uation in the air is comparable with that of Cu channel in high
data rate for relatively short distances [7], and more importantly,
its unique broadcasting nature can be exploited in systems that
require one-to-many transmissions. Fig. 1 shows a conceptual
diagram of a wireless micro network system.
With rapid device scaling in recent years, the of RF
transistors has increased up to several hundered GHz [8]. Using
these RF technologies, many wireless transceivers working
in U-band frequencies have been reported [9]–[12]. Since the
quarter wavelengthes of the carrier frequencies in this band are
in the range of 1.2 to 1.9 mm in free space, and even smaller on
the silicon wafer, a monolithically integrated antenna is feasible
[13], [14]. An on-chip antenna can reduce the assembly cost and
eliminate the external transmission line connection. However,
the silicon substrate has a high dielectric constant ( )
and low substrate resistivity ( 20 -cm), so on-chip planar
antennas either provide low efficiency [15], [16] or require ex-
pensive extra process steps to improve the antenna performance
[17]–[20]. For instance, the gain of the zigzag antennas used in
[15] is about with 10% efficiency. In [17], a special
silicon lens is added at the bottom of the chip to improve the
gain to 2 dBi. In [18], a costly ion implantation process is
added to increase the substrate resistivity and improve the gain
to 6.4 dBi. Besides the efficiency and cost issues, the on-chip
antennas occupy a significant portion of IC area and provide
poor horizontal radiation pattern, which limit their applications
in inter-chip communications.
In this paper, we present a fully integrated wireless inter-chip
link using bond-wire antennas. The idea of the bond-wire
0018-9200/$26.00 © 2009 IEEE
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Fig. 2. Architecture of the transceiver.
antenna is first introduced in a U.S. patent in 2004 without
implementation[21]. We have implemented bond-wire antennas
and combined them with 43-GHz transceivers to create a short
distance, high-speed communication link. The transceiver is
implemented in 180-nm SiGe BiCMOS technology. To demon-
strate its compatibility with standard technologies, the ICs are
mounted on FR4 PCBs using a standard chip-on-board packag.
The same packaging technique is used to form the bond-wire
antennas. The bond-wire antenna effectively addresses several
major issues in wireless inter-chip data link design such as
on-chip area penalty, cost, and efficiency, especially in the
horizontal direction.
Another important issue to be addressed for successful
deployment is low-power implementation. Power consumption
comparable with that of wired link is highly desirable. The high
efficiency of the bond-wire antennas helps save power since it
reduces the undesirable power loss in antennas. A low-power
transceiver design is also crucial. The proposed transceiver
adopts an ASK modulator and a non-coherent receiver for the
ASK modulated signal because its compact architecture allows
for a power-efficient implementation. Also, the wide baseband
spectrum makes the modulation schemes and coherent receivers
that require Nyquist rate data converters and high-speed digital
processing with a limited power budget impractical. Hence the
high target data rate in the multi-Gb/s range limits the choices in
modulation schemes and types of receivers. Although non-co-
herent receivers are more sensitive to noise and interferences
compared with coherent receivers, the issue can be mitigated
by properly shielding the system, which is feasible because of
the minuscule size of typical multi-chip systems[22].
The rest of the paper is organized as follows. Section II
describes the transceiver architecture. Section III highlights
the design and performance of bond-wire antennas. The circuit
details in 180-nm SiGe BiCMOS technology are presented in
Section IV. Section V shows the measurement results, followed
by conclusions.
II. SYSTEM ARCHITECTURE
The block diagram of the transceiver system is shown
in Fig. 2. Input data generated from a Pseudo Random Bit
Sequence (PRBS) generator is modulated using an ASK mod-
ulator and amplified by a two-stage PA before transmitting
through the bond-wire antenna. The modulator also serves as
a differential to single-ended converter. The PA amplifies the
modulated signal up to 0 dBm and sends it to the impedance
matched antenna. Another bond-wire antenna receives the
signal and passes the signal through a non-coherent receiver
that demodulates and recovers the envelope of the transmitted
signal. The pre-amplifier, consisting of a cascaded pair of a
common emitter and an emitter follower, provides extra gain to
guarantee that the amplified signal is larger than the threshold
of the envelop detector (ED). A bipolar transistor based ED
directly demodulates the high-speed signal and down-converts
it to baseband. The VGA following the ED has a 35-dB dy-
namic range, so the gain of the receiver chain may vary from
50 dB to 85 dB. A comparator works as a one-bit quantizer that
recovers the logic level of the input signals. It also converts
the single-ended signals to differential output. The non-co-
herent receiver does not require a complicated local oscillation
signal generator and fine phase alignment circuits. The simple
architecture results in a compact low-power implementation.
Also, ASK modulation has less stringent requirements on the
linearity of the PA and receivers. During the simulation and
design, Manchester coding is used to evenly distribute the ones
and zeros in the PRBS data and maintain the DC bias point in
the ED.
We assume that a line-of-sight path is dominant, and estimate
the channel loss using the free space loss formula. At 43 GHz,
the path loss in the 10-cm channel is about 45 dB. Assuming
that the antenna gain is 0.4 dBi (from [23]), the output power
of the PA is 0 dBm, and the miscellaneous margin, including
multi-path fading, antenna mismatch and PCB body loss, is
20 dB, the signal power at the receiver input with the targeted
10-cm channel distance would be 64.2 dBm (about 0.4 mV
on 50 ). This value defines the necessary sensitivity of the re-
ceiver, which will be discussed in following sections.
III. BOND-WIRE ANTENNA
To create a successful chip-to-chip data link, there are several
key considerations that impact the antenna. To send and receive
signals between two chips on the same PCB, the antenna must
have a relatively high gain in the direction parallel to the surface
of the PCB. Antenna gain is a function of position relative to
the antenna that describes how well that antenna radiates power
to that location. The antenna must also be fairly efficient so that
there is freedom to separate the two chips and so that the antenna
may operate consuming as little power as possible. This rules
out many of the planar antenna designs because they have poor
radiation efficiency in the horizontal plane.
The antenna we used is a 25- m thick round wire bent into
a semicircle[23]. The length of the wire is at the operating
frequency. The antenna was modeled with Ansoft HFSS FEM
[24] software. Fig. 3 shows the structure we used in HFSS sim-
ulation. In order for the antenna to function properly, the end
of the antenna that is not being fed must be grounded. A patch
of grounded metal with an area of was added under-
neath the antenna. This allowed for the end of the antenna to be
grounded without creating a radiating environment that differed
significantly from the surface of the silicon chip, since the chip
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Fig. 3. Diagram of a sample bond-wire antenna.
Fig. 4. Schematic of the LNA.
does not have a large grounded metal on its top surface. The sim-
ulated radiation pattern is elliptical in shape with a maximum of
2 dBi and a minimum of 2.5 dBi. The 2-dBi gain is observed
along the axis of the loop.
Samples of the antenna were fabricated separately from the
transceiver chip to test the characteristics of the antenna alone,
as discussed in [23]. A custom test fixture was used to measure
the gain of the antenna using the two-antenna method [25]. Ra-
diation patterns were measured in two planes, the -plane (or
elevation plane), and the -plane (or azimuth). The Friis Trans-
mission Equation was applied to the measured values to cal-
culate the gain values.
The radiation efficiency of an antenna is equal to the max-
imum gain divided by the directivity, but only the maximum
gain can be measured directly with the test fixture. Therefore,
the radiation efficiency of an antenna had to be extracted
using the measured maximum gain values and the simulated
directivity values from HFSS. The measured performances of
the bond-wire antennas integrated with the transceiver will be
shown in Section V.
IV. CIRCUIT IMPLEMENTATION
A. Low-Noise Amplifier
A inductively degenerated cascode topology was chosen for
the LNA. The schematic of the LNA is shown in Fig. 4. An
emitter follower is added at the output of the cascode amplifier to
increase the load impedance of the first stage so that the LNA has
Fig. 5. Simulated gain, noise figure, and return loss of the LNA.
Fig. 6. (a) Schematic of the envelope detector. (b) Simplified model for the
envelope detector.
better gain and noise figure. To further improve the performance
of the LNA, an inductor L2 is added between the CE and CB
stages. L2 enhances the bandwidth by separating the parasitic
capacitance at the collector of Q1 from the one at the emitter of
Q2 [26]. By properly choosing the size of the transistor Q2, the
base-emitter capacitance, , can be tuned out to reduce the
signal leakage to the base of Q2. Thus, the gain of the LNA can
be increased [27]. Fig. 5 shows the simulated gain, noise figure,
and return loss of the LNA.
B. Envelope Detector
A traditional diode-connected ED is not suitable for high-
speed serial link applications due to its high voltage drop and
limited switching speed. Therefore, the PN junction of a bipolar
transistor is employed to replace the diode, as shown in Fig. 6(a).
The simplified model of the ED is shown in Fig. 6(b). From this
model, we get
(1)
indicating that the bandwidth of the envelope detector is deter-
mined by and . The current source operates as a refer-
ence and the transistor Q1 works as a charge pump. If the av-
erage current injected into the capacitor through the transistor
Q1 is larger than , the output voltage increases. Otherwise,
decreases [28]. The pattern of the incoming data affects the
bias voltage of the output . Since this type of data-dependent
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Fig. 7. Schematic of the cascaded pre-amplifiers and envelope detectors.
Fig. 8. Two-stage variable gain amplifier. (a) Block diagram. (b) Circuits of amplifier.
fluctuation in DC bias voltage is detrimental for the system per-
formance, Manchester coding is used to balance the numbers
of ones and zeros and suppress long consecutive signals in the
same value.
Because the sensitivity of the receiver is determined by the
minimum detectable voltage of the ED and the gain in the pre-
vious stages, the envelop detector chain cascades four pre-am-
plifiers and two ED and baseband amplifier pairs to increase the
minimum detectable input signal, as shown in Fig. 7. The four
pre-amplifiers (only two are shown in the figure to simplify the
schematic) located in front of the ED chain provide 22.7-dB
gain increasing the sensitivity of the receiver chain while the
cascaded ED and amplifier pair further increases the dynamic
range of the receiver chain. When the amplitude of the input
signal is large enough to be recovered by the first ED, the fol-
lowing stages work as amplifiers and the second ED has a neg-
ligible effect on the signal. If the output of the first ED is weak
and contains a significant level of the residual carrier signal, the
baseband portion of the signal is amplified and the residual car-
rier signal is suppressed by the following amplifier. This im-
proves the sensitivity of the ED chain by helping the operation
of the second ED. The minimum detectable signal of the envelop
detector chain is 10 mV peak to peak. Combining with the gain
provided by the LNA and pre-amplifiers, the sensitivity of the
receiver is about 0.32 mV, or , which is slightly better
than the required sensitivity of the receiver derived in the link
budge analysis in Section II.
C. Variable Gain Amplifier
The VGA is constructed by cascading two cascode amplifiers
to improve its dynamic range, as shown in Fig. 8(a). Fig. 8(b)
shows the schematic of the gain-control amplifier. The signal
current in Q1 is the combination of the current in Q2 and Q3, so
the power of the signal is split into two transistors. Therefore, the
gain of the amplifier can be adjusted by controlling the current
ratio between Q1 and Q2. The current ratio between Q1 and Q2
can be described as
(2)
where is the threshold voltage of the transistor. The relation-
ship between the gain and is shown in Fig. 9. As depicted
in (2), the gain is an exponential function of the control voltage.
This type of VGA provides wide gain control range at the ex-
pense of low linearity and high sensitivity to the noise on the
control signal [29]. The large gain in the previous stages dimin-
ishes the concern on the noise, and an extra shunt capacitor is
added to suppress the noise on the control signal.
D. Comparator
A wideband comparator is added to detect the small transi-
tions around the threshold voltage in a noisy environment and
convert the analog signals into digital signals. It also transfers
the single-ended analog signal to a differential digital signal by
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Fig. 9. Simulated VGA gain versus different control voltages for 2 Gb/s and
3 Gb/s.
Fig. 10. Schematic of the comparator.
comparing the input signal with a reference voltage. Two differ-
ential amplifiers with four feed-forward capacitors, C1, C2, C3
and C4 are cascaded to form the wideband comparator, as shown
in Fig. 10. One of the main concerns in comparator design is pre-
venting unwanted output transitions caused by the noise around
the threshold voltage. Therefore, two passive components, R1
and C5, are added to the feedback path from the output to
creating a hysteresis region around the threshold. The hysteresis
is set to 60 mV.
E. Modulator
The schematic of the modulator is shown in Fig. 11. A current
steering switch controlled by input data is employed to perform
ASK modulation and convert the differential input to a single-
ended signal. When the data goes high, the transistor Q1 turns
on whereas Q2 turns off. The current generated by Q3 flows
through Q1 and the carrier signal appears at the output. On the
contrary, when the data is low, Q1 turns off and Q2 turns on, the
current flows through Q2, so no signal appears at node B. The
inductor L1 is tuned to form a single-stage LC resonator with
the parasitic capacitances at node B to increase the gain.
Because of the high data rate and carrier frequency, it is neces-
sary to improve the bandwidth of the switch. Note that without a
load at the collector of the transistor Q2, the right branch works
as an emitter follower and the left branch works as a common
base amplifier. Since the bandwidth of the emitter follower is
higher than that of common base amplifier, the voltage at node
Fig. 11. Schematic of the current steering modulator.
Fig. 12. Schematic of the two-stage power amplifier.
Fig. 13. Bandwidth of the transmitter.
A follows . With the differential input signal, the switching
speed of the analog switch is higher than a single common base
amplifier. To improve the switching speed further, the inductor
L2 is added to increase the impedance at node A , so the internal
parasitic capacitances of Q1 and Q2, named and re-
spectively, are discharged faster through the inductor L2 during
the switching operations.
F. Power Amplifier
The schematic of the PA is shown in Fig. 12. Two type-A
amplifiers with common source configuration are cascaded
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Fig. 14. Transceiver microphotograph.
[30]. Although type-A amplifiers have lower power efficiency
compared to other power amplifier types, its superior frequency
response is important in high-frequency wideband applications.
The first stage of the amplifier works as a driver that isolates
the PA from the modulator and the second stage is designed
for driving the antenna with maximum efficiency. Each stage
has its own bias circuit that is placed nearby for good thermal
matching. The bias circuit uses a current mirror structure to
reduce the base impedance and hence increase the breakdown
voltage [31]. Both of the two transistors have single
emitter stripe with minimum width of 0.2 m. Instead of using
a transmission line matching network, a single-stage L-network
including a load inductor and a metal–insulator–metal (MIM)
capacitor is employed for the inter-stage and output stage
impedance matching, as in the modulator part. This simple
matching network minimizes the parasitic impedance which is
crucial in U-band or higher frequency circuit design [32]. The
maximum output power of the PA is 0 dBm in good matching
condition with the ON/OFF ratio of 28 dB. The output tran-
sistor draws 10 mA from the power supply with 1-mA collector
current per 1- m emitter length in which the maximum is
achieved.
Fig. 13 shows the gain simulation result of the transmitter, in-
cluding the modulator and the PA. The 3-dB bandwidth is about
14 GHz and the gain at 43 GHz is around 12 dB.
V. MEASUREMENT RESULTS
The transceiver is fabricated in Jazz 180-nm SiGe BiCMOS
technology with an of 155 GHz for the bipolar transistor.
The die photo of the transceiver is shown in Fig. 14. The total
area is approximately 0.62-mm . The ICs were mounted on FR4
test boards using a standard chip-on-board packaging technique.
Two types of PCBs were designed to test the transceiver. The
first PCB has both the transmitter and receiver on it, where the
distance between them is fixed to 0.5 cm. This is used to char-
acterize the antenna performance in a more realistic condition.
In the second setup, the transmitter and receiver are mounted
Fig. 15. A close look for the transceiver ICs and bond-wire antennas on the
PCB.
on two separate PCBs. The two-board setup are used to mea-
sure the performance of the wireless link at different communi-
cation distances. The power supplies of the transmitter and re-
ceiver boards are completely separated to prevent signal leakage
through wired paths. Fig. 15 shows a close look of the trans-
ceiver ICs and the antennas on the board. The same bonding
technique is used to form the bond-wire antennas. The length of
the bond-wire antenna is set to 3.5 mm, which is approximately
the half wavelength of the 43-GHz carrier.
Fig. 16 illustrates the setup for measuring the performance
of the wireless inter-chip link. The 43-GHz carrier is provided
by the network analyzer and is fed to the transmiter through a
67-GHz GSG probe. The input random pattern is generated by
an Agilent 71612 PRBS generator/BER analyzer. This PRBS
generator does not support any coding methods, so the test pat-
tern with Manchester coding is generated in a computer and
loaded into the pattern generator. Because of the limited RAM
size in the BER analyzer, the maximum length of the PRBS code
we are able to load is 2 1. The receiver output data is sent
back to the BER analyzer for comparison through a GSG probe
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Fig. 16. Wireless data link test setup.
Fig. 17. Measured eye diagram of the recovered data when the data rate is 5 Gb/s at 2 cm.
and a SMA cable. All of the high-speed signals are provided or
measured through high-speed probes.
The performance of the wireless data link is evaluated by eye
diagram and BER measurements in different communication
distances, from 0.5 cm to 4 cm. Fig. 17 shows the eye diagram
of the receiver output at 5 Gb/s when the distance is set to 2 cm.
The SNR is about 24 dB with 17.8 ps of rms jitter and the BER
is about 2.6 . The measured BER with respect to trans-
mitting data rate and distance is shown in Fig. 18. At 0.5 cm,
the error rate is as low as 4 with 2 Gb/s and increases
to 4 at 6 Gb/s. When the distance is shorter than 2 cm,
the transceiver provides a BER of with 5 Gb/s or lower
data rate. For a BER of , the data rate reaches about 6 Gb/s
at 3 cm and about 5 Gb/s at 4 cm. When measuring the per-
formance of the transceiver, the VGA was tuned to the optimal
value to get the best result.
As depicted in Fig. 18, in some cases, the BER of a lower
data rate is worse than that of a higher data rate for a fixed com-
munication distance. This is closely related with a multi-path
effect. Due to the limited space on the probe station, one RF
probe was hanging on top of the wireless channel about 1 cm
away from the PCB surface, creating a multi-path environment
Fig. 18. Measured BER versus data rate in the face of different channel lengths.
for the signal to travel. Fig. 19 shows an eye diagram that shows
the BER drop due to the multi-path effect. It has a cluster of
noise around the eye center area. This noise shows the same
frequency as the transmitted data and has similar shape as the
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Fig. 19. Measured phase-delayed signal around the center of the eye diagram.
Fig. 20. Simulated and measured RL of the bond-wire antenna on the chip.
crossing edge of the eye diagram. The cluster of noise around
the eye center is observed in certain distances and data rate con-
sistently, and associated with the BER drop supporting its cor-
relation with the multi-path effect.
The semi-circle shape bond-wire antenna is formed between
the pad on the chip and the pad on the PCB. Most areas under-
neath the antenna are filled by ground plane. The performances
of the antenna in actual wireless data link setup are measured
to compare with the stand alone antenna test results [23]. The
return loss (RL) for the on-chip bond-wire antenna is shown in
Fig. 20. The lowest is 12 dB at 43 GHz. The measured
-plane radiation pattern for the antenna is shown in Fig. 21.
The maximum gain of the antenna is 1.4 dBi, resulting in an
extracted radiation efficiency of 50.9%. The reason for the drop
in antenna gain at 60 is because the receiving horn an-
tenna was behind the probe and probe holder in that angle. The
measured antenna performances match well within a reasonable
testing error with the stand alone antenna test results [23]. The
-plane radiation pattern measurement could not be performed
because the probe feeding the antenna was no longer in the an-
tenna far field, the probe could not be adequately covered by
absorbing material to reduce reflections, and the input of the an-
tenna was also connected to the output of the PA. The of an
antenna pair was measured when the distance was set to 0.5 cm,
as shown in Fig. 22. The maximum gain was about 36 dB at
43 GHz and the 3-dB bandwidth is around 6.3 GHz.
Fig. 21. Measured  -plane radiation pattern of the bond-wire antenna on the
chip.
Fig. 22. Measured   of the bond-wire antenna pair when the distance is set
to 0.5 cm.
With the measured transmitting power of 0.5 dBm and the
between antennas shown in Fig. 22, the power at the re-
ceiver input is about 45.5 dBm at 0.5 cm. Assuming the path
loss increases with the square of the distance, the signal power
would be 63.5 dBm at 4 cm, which is close to the minimum
detectable power of the receiver, so the maximum communi-
cation distance is around 4 cm. This value matches well with
the measurement results but is shorter than the anticipated dis-
tance. Comparing with the link budget analysis in Section II,
the antenna gain is 3.6 dB lower and the path loss is 23.2 dB
higher than the value estimated from the free space loss for-
mula. This extra 26.8-dB power loss consumes the miscella-
neous margin and reduces the communication distance. The de-
creased antenna gain can be explained by the non-ideal ground
plane, while the reason for the extra channel loss is related to
channel condition and requires further investigations
The power consumption of the transceiver is measured when
the power supply was set to 1.6 V for the transmitter and 1.45 V
for the receiver. The transmitter and receiver consume 57 mW
and 60 mW respectively, including the input and output 50-
buffers that consume about 16 mW. The bit energy efficiency is
17 pJ/bit (17 mW/Gb/s), not including the power of the buffers.
The bit energy efficiency is comparable with that of an optical
data link, for instance, 10 mW/Gb/s in [37], yet the wireless
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TABLE I
WIRELESS LINK PERFORMANCE COMPARISON
TABLE II
PERFORMANCE SUMMARY
link does not require any extra devices or post process steps.
Table I compares the performances of the presented work with
the state-of-the-art wireless high-speed data links. As shown in
the table, the proposed transceiver has the lowest energy-per-bit
value[33]–[36]. Comparing with [33], which uses on-chip an-
tennas, the transmitting data rate is thirty times higher whereas
the distance is about eighty times longer. Moreover, since the
on-chip antenna occupies about 75% of the die size in [33], the
total chip area of the presented design is about 27% of that in
[33]. Also, the communication distance and BER is comparable
with that in [35] while the design in [35] uses external antennas,
and consumes about 43% more power than the proposed design.





This work presents a low-cost low-power 43-GHz wireless
inter-chip data link, which is suitable for wireless or hybrid
micro multi-chip network. The wireless inter-chip link uses a
low-cost high efficiency bond-wire antenna and a low-power
non-coherent binary ASK transceiver. The chip is implemented
in a 180-nm SiGe BiCMOS technology and a standard chip-on-
board packaging on FR4 subtrate is used for the chip and the
bond-wire antenna. For the 43-GHz carrier, the radiation ef-
ficiency of the antenna is about 51% with a good horizontal
radiation pattern, and the antenna gain and the return loss are
1.4 dBi and 12 dB, respectively. The implemented wireless
data link was able to transmit up to 6-Gb/s data rate over a 4-cm
channel, and the BER reaches about over a distance of
2 cm. The bit energy efficiency is 17 pJ/bit, and the chip area is
approximately 0.62 mm . The presented work shows the feasi-
bility of high-speed wireless multi-chip communications.
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